Skip to content
Snippets Groups Projects
Commit bfcdc871 authored by John Crispin's avatar John Crispin
Browse files

ralink: fix up dts for mt7621 eval board


Signed-off-by: default avatarJohn Crispin <blogic@openwrt.org>

SVN-Revision: 43238
parent 86e3315e
No related branches found
No related tags found
No related merge requests found
...@@ -115,6 +115,7 @@ ramips_setup_interfaces() ...@@ -115,6 +115,7 @@ ramips_setup_interfaces()
dir-320-b1 | \ dir-320-b1 | \
dir-615-h1 | \ dir-615-h1 | \
hlk-rm04 | \ hlk-rm04 | \
mt7621 | \
mt7628 | \ mt7628 | \
mzk-w300nh2 | \ mzk-w300nh2 | \
mzk-750dhp | \ mzk-750dhp | \
......
...@@ -355,6 +355,9 @@ ramips_board_detect() { ...@@ -355,6 +355,9 @@ ramips_board_detect() {
*"Lenovo Y1S") *"Lenovo Y1S")
name="y1s" name="y1s"
;; ;;
*"Mediatek MT7621 evaluation board")
name="mt7621"
;;
*"Mediatek MT7628AN evaluation board") *"Mediatek MT7628AN evaluation board")
name="mt7628" name="mt7628"
;; ;;
......
...@@ -3,8 +3,8 @@ ...@@ -3,8 +3,8 @@
/include/ "mt7621.dtsi" /include/ "mt7621.dtsi"
/ { / {
compatible = "ralink,mt7621-eval-board", "ralink,mt7621-soc"; compatible = "mediatek,mt7621-eval-board", "mediatek,mt7621-soc";
model = "Ralink MT7621 evaluation board"; model = "Mediatek MT7621 evaluation board";
memory@0 { memory@0 {
reg = <0x0 0x2000000>; reg = <0x0 0x2000000>;
......
/ { / {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "ralink,mtk7620a-soc"; compatible = "mediatek,mtk7621-soc";
cpus { cpus {
cpu@0 { cpu@0 {
...@@ -201,28 +201,9 @@ ...@@ -201,28 +201,9 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
ralink,port-map = "llllw";
interrupt-parent = <&gic>; interrupt-parent = <&gic>;
interrupts = <3>; interrupts = <3>;
/* resets = <&rstctrl 21 &rstctrl 23>;
reset-names = "fe", "esw";
port@4 {
compatible = "ralink,mt7620a-gsw-port", "ralink,eth-port";
reg = <4>;
status = "disabled";
};
port@5 {
compatible = "ralink,mt7620a-gsw-port", "ralink,eth-port";
reg = <5>;
status = "disabled";
};
*/
mdio-bus { mdio-bus {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
...@@ -230,9 +211,6 @@ ...@@ -230,9 +211,6 @@
phy1f: ethernet-phy@1f { phy1f: ethernet-phy@1f {
reg = <0x1f>; reg = <0x1f>;
phy-mode = "rgmii"; phy-mode = "rgmii";
interrupt-parent = <&gic>;
interrupts = <23>;
}; };
}; };
}; };
...@@ -240,6 +218,7 @@ ...@@ -240,6 +218,7 @@
gsw@1e110000 { gsw@1e110000 {
compatible = "ralink,mt7620a-gsw"; compatible = "ralink,mt7620a-gsw";
reg = <0x1e110000 8000>; reg = <0x1e110000 8000>;
interrupt-parent = <&gic>;
interrupts = <23>;
}; };
}; };
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Please register or to comment